Submission Open for Jan-Dec-2024 |
Last Date of Submission : |
20th, April-2024 |
Acceptance Notification : |
After Peer Review |
Last Date of Publication : |
30th, April-2024 |
Volume10 ISSUE 1 Volume1 ISSUE 1 Call for Conference Special Issue Archive (Recent Update ISSUE)
S.NO | TITLE | PAGE NO | DOWNLOAD | |
IJVDCS 108 | A Probabilistic Approach for Color Correction in Image Mosaicking Applications Authors:BASIREDDY SATYA, M.PRABHAKAR |
0562-0565 |
Download | |
IJVDCS 109 | Delay-Aware Wi-Fi Offloading and Network Selection Authors:BHARATHI KALA, DR.V.THRIMURTHULU |
0566-0571 |
Download | |
IJVDCS 110 | VLSI Architecture for Differential Manchester Encoding for DSRC Applications Authors:CH. RAMESH, K. LAVANYA, DR. T. VENKATESWARA RAO |
0572-0578 |
Download | |
IJVDCS 111 | Reversible Picture Data Hiding with Contrast Enhancement Authors:K.L.NARASIMHA BABU, K.PAVAN KUMAR |
0579-0581 |
Download | |
IJVDCS 112 | Device to Device Communication in Cellular Networks Based On Cognitive and Energy Harvesting Authors:R. HEMA SRI LATHA, DR. C. SUBHAS |
0582-0589 |
Download | |
IJVDCS 113 | Enhanced Multi Threshold Schmitt Trigger Circuit Design using FINFET Technology Authors:A PRASHANTH, SHILPA B DARVESH |
0590-0593 |
Download | |
IJVDCS 114 | Design and Analysis of Low Power Clock Distribution using a Current Pulsed Clocked Flip-Flop Authors:INDU. B, DR. M. RAMANA REDDY |
0594-0598 |
Download | |
IJVDCS 115 | Improved Performance of Various Adder Circuits Authors:G.SAIRUPA, CHENNAKESAVULU |
0599-0603 |
Download | |
IJVDCS 116 | Aging-Aware Reliable Multiplier Design with Adaptive Hold Logic Authors:MAMIDI DHARANI, KADALI PADMAJA |
0604-0607 |
Download | |
IJVDCS 117 | Design and Analysis of ECC using Pass Transistor Logic in NoC Authors:B.VEDAVATHI, M.CHENNAKESAVULU, D.RAGHUNATHA RAO |
0608-0611 |
Download | |