Optimizing Area and Power of Reversible Sequential Circuits using Test Patterns

Authors:G. DRUVA KUMAR, G.VIJAYA RAJU, A. V. S. S. VARMA, DR. D. RANGARAJU

0679-0683

Optimization of Area and Delay for Multiple Constant Multiplications for Efficient FIR Filter Implementation

Authors:T. MALASRI, B. JYOTHI

0684-0689

Implementation of Aging Aware Multiplier Design using AHL

Authors:D. OBULESU, K. MANJULA

0690-0696

Power Efficient of Multiported Memory on FPGA

Authors:S. MANOHAR, K. POOJITHA

0697-0701

Low Power FIR Filter Structure using Vertical Horizontal Binary Common Sub-Expression Elimination Algorithm

Authors:B. SIVAMMA, B. RAJESH KIRAN

0702-0708

A Case Study on An Efficient Area and Performance Evaluation of Montgomery Modular Multiplication for Cryptosystems

Authors:ASMA SULTANA, VIJAYA SAPURI BHARGAVI

0709-0716

Implementation of 8*10 Encoder and 10*8 Decoder with Low Power Approaches Used for High Speed Communication

Authors:ERAGANA LAKSHMI, V. PRASAD

0717-0721

Low Cost High Performance VLSI Architecture of Montgomery Modular Multiplier

Authors:S. VENKATA RAMANAJI KALLA, A. LEELAVATHI, A MADHUSUDHANA RAO

0722-0726

Area Efficient Implementation of 64x64 Reverse Vedic Multiplier Using Compressor

Authors:J. VINODKUMAR, S. CHAKRISREEDHAR

0727-0733

A Novel Approach to Implement DCT for Low Power Applications

Authors:VENNELA.YOJANA RUPA KALPANA, D.LAKSHMI NARYANA, P.SATEESH KUMAR

0734-0739